Abstract-Middle-point inductance can be introduced in power module designs with P-cell/N-cell concept. In this paper, the effect of middle-point inductance on switching transients is analyzed first using frequency domain analysis. Then a dedicated multiple-chip power module is fabricated with the capability of varying . Extensive switching tests are conducted to evaluate the device's switching performance at different values of . Experiment result shows that the active MOSFET's turnon loss will decrease at higher values of while its turn-off loss will increase. Detailed analysis of this loss variation is presented. In addition to switching loss variation, it is also observed that different voltage stresses are imposed on the active switch and anti-parallel diode. Specifically, in the case of lower MOSFET's turn-off, the maximum voltage of lower MOSFET increases as goes up; however, the peak voltage of antiparallel diode decreases significantly. The analysis and experiment results will provide design guidelines for multiple-chip power module package design with P-cell/N-cell concept.
INTRODUCTION
Silicon Carbide (SiC) power devices are acknowledged in high power converters for their fast switching speed and low onresistance [1] - [4] . To fully exploit the fast-switching capability of SiC devices in a power module, package designs with Pcell/N-cell concept have been utilized because of the low power loop inductance and reduced voltage spikes [5] - [15] . In existing SiC modules with P-cell/N-cell concept, the current rating is low and less than three MOSFETs are paralleled. To design a high current SiC power module with multiple chips, a proper scaling method is needed.
Two different scaling methods can be used. The first method is split scaling where all the N-cells and P-cells are scaled independently at the initial stage. Then their middle points are connected as shown in Fig. 1 . Identical scaling, on the other hand, connects the middle point of an N-cell with the middle point of a P-cell first forming a basic unit. Then the basic units are scaled as shown in Fig. 2 . In both cases, the output or middle point of each cell needs to be connected. This is realized through direct-bonded-copper (DBC) level copper trace connection or external connections. Correspondingly, a new parasitic, middlepoint inductance , will be introduced.
Previous publications [16] , [17] have discussed the role of middle-point inductance in split converters. Both pointed out that the turn-on loss can be reduced in the split converter design. In reference [17] , the benefits of reduced / at output terminal and attenuated cross-talk effect are also observed.
However, the value of in those split converters are large: usually in the range of tens of uH. For multi-chip power module with P-cell/N-cell split scaling design, is within several hundred of nH. With a small value of , the middle point inductance will participate more actively in the switching transients. Meanwhile, none of these studies exploits the effect of on the device's voltage spikes during the switching transients. Since the voltage spike is an important factor determining the number of paralleled devices and switching This manuscript has been authored by UT-Battelle, LLC under Contract No. DE-AC05-00OR22725 with the U.S. Department of Energy. The United States Government retains and the publisher, by accepting the article for publication, acknowledges that the United States Government retains a nonexclusive, paid-up, irrevocable, world-wide license to publish or reproduce the published form of this manuscript, or allow others to do so, for United States Government purposes. The Department of Energy will provide public access to these results of federally sponsored research in accordance with the DOE Public Access Plan (http://energy.gov/downloads/doe-public-access-plan). speed, it is meaningful to have a better understanding of the effect of on device's switching transients systematically.
In this paper, the middle-point inductance's effect is analyzed in the frequency domain. Then a dedicated SiC multiple-chip split-scaled power module is designed with the capability of varying the values of middle-point inductance. Extensive switching tests are carried out at different conditions to study middle-point inductance's effect. Specifically, the switching loss and voltage spike variations of the devices due to the change of will be summarized and analyzed.
II. MULTIPLE-FREQUENCY RINGING PHENOMENON IN A SIC MULTIPLE-CHIP MODULE WITH SPLIT SCALING
The study of the middle-point inductance's effect arises from an experimental observation of multiple-frequency ringing in the switching waveforms of a multiple-chip SiC power module based on P-cell/N-cell split scaling. In this section, this phenomenon will be described together with the introduction of the split-scaled SiC module package design.
A. SiC Multi-chip Package Design with Split Scaling
A phase-leg configuration is packaged, and its circuit diagram is illustrated in Fig. 3 (a) . For each switch, six 1200 V SiC trench MOSFETs from Rohm are paralleled, and three 1200 V SiC Schottky diodes are used as the anti-parallel diodes.
The real physical layout is shown in Fig. 3 (b) . It can be seen that P-cell/N-cell design methodology is adopted in the split scaling. Namely, all the devices on each P-cell are paralleled and located close together. The remaining devices belonging to Ncell are placed in a similar way. Decoupling capacitors can be directly embedded inside the module as well to mitigate the external parasitic inductance's effect. In the prototype, the decoupling capacitors are not packaged inside the module simply for the convenience of measuring the device's drain current with an external co-axial shunt resistor. The middle points of the P-cell and N-cell are connected through DBC-level copper traces.
Through the vertical pins shown in Fig. 4 , kelvin gate-tosource connections are realized to minimize common-source inductance's effect. Similarly, dedicated kelvin drain-to-source sensing pins are designed to accurately measure the real voltage across the devices during switching transients. All the gate signals and voltage sensing signals are connected to the gate drive board, which is mounted right on top of the power module.
3D printed high-temperature plastic case is designed to press the DBC substrate in close contact with the baseplate with ten screws at different locations. Thermal grease is used in between the bottom of the DBC and the top of the baseplate. Mounting holes are designed in the case as well to provide mechanical support for the gate drive board above. Laminated dc-link bus bar can be directly connected to the module from the right, and the middle point output pins are on the left side. The fabricated module is shown in Fig. 5 . 
B. Multiple-frequency Ringing Phenomenon
To evaluate the switching performance of the multiple-chip power module with split-scaling, a double-pulse-test (DPT) bench is built. To start with, the gate drive board is mounted on top of the power module first as indicated in Fig. 6 . Standard BNC connectors are positioned on the gate drive board for kelvin measurement. Two pairs of twisted wires are located on the right for connections with the double-pulse-test board. The complete switching test setup is shown in Fig. 7 . The circuit is configured such that the lower MOSFETs are the active switching devices. The drain current of lower MOSFETs is measured through an on-board 15 mΩ coaxial shunt. As discussed previously, the real device voltage is accessible through the kelvin connection. On-board ceramic and film capacitors are put close to the power terminals of the module. Short circuit protection circuit is inserted in between the dc-link capacitors and the film capacitors. Assuming the on-board decoupling capacitor's voltage is constant, the high-frequency equivalent circuit during the ringing period can be derived as illustrated in Fig.9 . It can be seen that the single resonant frequency is determined by the junction capacitance of the paralleled MOSFETs and the lumped power loop inductance [18] .
The value of the lower MOSFETs' junction capacitor is nearly flat above 500 V, and 644.9 pF is obtained at 600 V for the lower MOSFETs. The ringing frequency of is around 22 MHz, and the power loop inductance is calculated to be:
In the next step, both P-cells and N-cells are connected to the power stage board for switching test evaluation. The experiment conditions are the same as the N-cell double-pulse-test. The turn-off waveforms of the lower MOSFETs' kelvin , drain current and gate voltage are shown in Fig. 10 . The kelvin voltage waveform of the lower anti-parallel diode is also illustrated in the orange line. As can be seen, for both voltage waveforms of lower MOSFET and lower anti-parallel diode, two resonant frequencies are observed. The higher one is around 24.27 MHz and the lower one is around 2.00 MHz. This multiplefrequency ringing is also observed in the drain current.
III. ANALYSIS IN FREQUENCY DOMAIN
To find out the cause of this phenomenon, the frequency domain analysis is used. Previously, this method has been proven effective in analyzing the ringing frequency of a single N-cell with one TO-packaged MOSFET and one diode [19] . For this multi-chip split-scaled phase-leg module, the frequency domain analysis can also be applied. Fig. 11 shows the high-frequency equivalent circuit during the ringing period. On the load inductor side, its equivalent parallel capacitor is considered. Both the lower MOSFETs and lower anti-parallel diodes are modeled as capacitors with single values. The upper MOSFETs and anti-parallel diodes are modeled as resistors at high frequency since the body diode of the MOSFET and the anti-parallel diodes would together conduct the load current during the ringing period. The decoupling capacitor is also considered in the circuit diagram. The dc-link capacitor is shorted at high frequency. Compared to the phase-leg configuration with a single device, the middlepoint inductance is introduced in this multi-chip package. The excitation for this impedance network is the lower MOSFETs' channel / . It will generate responses at various frequencies. Correspondingly, these excitations will cause voltage ringing of various frequencies on both lower MOSFETs and lower anti-parallel diodes. The ringing frequencies are dominated by the network's impedance. Therefore, the impedance of _ over is studied over a wide range of frequencies.
To extract the ringing frequencies correctly, accurate values of all the circuit parameters are needed. Previously, the power loop inductance of the N-cell _ is extracted to be 81.15 nH based on the switching test of N-cells exclusively. Similarly, the lumped power loop inductance value of the P-cell is required. A double-pulse-test with P-cell solely is implemented to obtain this value. After the upper MOSFET is turned on, the power loop parasitic inductance of P-cell will resonate with the junction capacitor of the lower anti-parallel diodes. A ringing frequency of 21.63 MHz is obtained, and the power loop inductance of the P-cell is extracted to be:
The equivalent parallel capacitance value of the load inductor is measured from impedance analyzer, and 3.5 pF is obtained. The middle-point inductance is formed by the DBClevel copper trace, and the value of the middle-point parasitic inductance is extracted in Ansys Q3D based on its geometry. Fig. 12 illustrates the location of sink and source for extraction of . At high frequency, the extracted value of is 5.47 nH. The parasitic inductance in between the on-board decoupling capacitor and dc-link capacitor is also simulated to be 20.15 nH. With all the circuit parameters ready, the impedance network is built in LTspice. To mimic the channel di/dt, an ac current excitation is in parallel with the junction capacitor of the lower MOSFET. The impedances of = _ / is obtained as shown in Fig. 13 .
As can be seen, two resonant frequencies are observed, which are close to each other. One is at = 21.85
, and the other one is = 29.96
. If an equal value of amplitude is assumed, the resulting signals will have zero-crossing points (with an offset of dc-link voltage) at two frequencies of _ and and are the resulting multiple ringing frequencies in time domain. These values are approximate to the observed two ringing frequencies ( ≈ 25 , and ≈ 2 ) separately in experiment as shown in Fig. 10 . It can be inferred that the middle-point inductance is the cause of the multiple-frequency ringing. . As increases, is decreasing but is almost unchanged. According to equation (3) and (4), will always decrease. Equivalently, the lower ringing frequency in experiment is expected to decrease as well. When is above a certain value, a single frequency is obtained.
Considering the case of large , the current in will remain its previous value during the switching transients. Accordingly, can be treated as an open circuit at high frequency. Then a single frequency will be obtained for N-cell, which is solely determined by the power loop parasitic inductance and the junction capacitance of the MOSFETs. 
IV. EXPERIMENT EVALUATION OF MIDDLE-POINT INDUCTANCE'S EFFECT
Based on previous analysis, different values of will have different impacts on the switching transients. It is meaningful to investigate its effect on the switching transients in a multiple-chip split-scaled package design, especially for fastswitching devices where the influence of parasitic parameters is more significant.
A. Module Modification
To conduct the study, a dedicated module is built with the capability of varying the values of middle-point inductance. Fig.  15 demonstrates the specific DBC substrate for fabrication. The copper trace connecting the two middle points are cut out. Afterward, two output terminal pins are soldered to the middle point of each cell respectively. The middle-point inductor will be connected outside for easier variation of the value of . Specifically, can be changed by varying the length of the wires. The remaining layout and components are the same as discussed previously. The final assembled module is shown in Fig. 16 with the gate drive board installed. In the following sections, the switching performance of the split-scaled module will be evaluated at different values middlepoint inductance (10 nH, 50 nH, 160 nH, 650 nH and 1600 nH). The gate resistor values are varied at 5 Ω, 7.5 Ω and 10 Ω. All the double-pulse-test is carried out at room temperature.
B. Experiment Study of Middle-point Inductance's Effect

1) Middle-point inductance's effect on turn-on loss
At first, the turn-on switching losses of the lower MOSFETs are compared. Fig. 18 illustrates the experimental result at different load currents, gate resistors and . It is observed that the turn-on switching loss will decrease as the value of goes up over a wide range of load current.
Several factors contribute to the reduced turn-on loss at increased value of . First, falls more quickly when is larger. This can be explained by the fact that the effective output capacitance to be charged or discharged will be smaller because of the decoupling effect at higher values of . Correspondingly, with the same gate drive circuit, will drop more quickly leading to reduced power loss. This is verified from the experimental result. Fig. 19 illustrates the turnon waveforms of the lower devices at = 50 and = 1.6
with all other conditions the same. It can be observed the MOSFET's drain-to-source voltage falls more quickly in the case with a larger value of middle-point inductance.
Another reason is that the peak drain current of lower MOSFET will be smaller at a higher value of . When is small, the measured drain current composes of the charge current of upper anti-parallel diode, the charge current of upper MOSFET and the discharge current of lower anti-parallel diode as indicated in Fig. 20 . All these currents will lead to excessive overlap losses in the lower MOSFET since the of active switching device has not reached zero.
However, when the value of is large, the drain-tosource voltage of the lower anti-parallel diode is not falling together with of lower MOSFET as indicated in Fig. 19 . Consequently, the discharge current of lower anti-parallel diode and the charge current of upper MOSFET will not introduce extra overlap losses on lower MOSFET. Thus, the overlap loss will be smaller with a large value of . In other words, large effectively decouples the Pcell with N-cell, and prevents the overlap losses due to the other phase-leg. This decoupled effect at large value of can also be observed in Fig. 18 from the fact that turn-on switching loss at 0 A is decreasing as goes up. The zero A turn-on loss include three parts: the charge of upper anti-parallel diode, the charge of upper MOSFETs and the discharge of lower anti-parallel diode. In the extreme case when the value of is zero, all these charge and discharge energy of the switches except lower MOSFETs will be measured. Therefore, the measured turn-on loss at 0 A will be at its maximum value when is small. However, when is very large, it can be regarded as an open circuit during the switching transients. Therefore, only the charge of upper anti-parallel diode's will be measured. Consequently, the 0 A turn-on loss will merge at different points in experiment as indicated in Fig. 18 .
2) Middle-point inductance's effect on turn-on loss
The turn-off loss result at different values of is summarized as shown in Fig. 21 . As can be seen, the turn-off loss is always increasing as increases. Two reasons contribute to the increased turn-off loss. First, because of the reduced equivalent output capacitance at larger value of , the drain-to-source voltage is increasing more quickly. Consequently, more overlap loss is obtained at a given drain current. This is verified through the comparison of the experimental turn-off waveforms at = 50 and = 1.6 shown in Fig. 22 . Second, at higher values of , more current remains to flow through the lower MOSFET in the / period. The measured drain current of the lower MOSFET constitutes of three parts: the discharge current of upper anti-parallel diode, the discharge current of the upper MOSFET, and the charge current of the lower anti-parallel diode as shown in Fig. 23 . At large , the other switching cell is decoupled. Correspondingly, more current remains in the lower MOSFET at a given load current. Combining the higher and higher drain current, the overlap loss will be larger at a higher value of . 
3) Effect of on voltage spikes during lower MOSFET's turn-off
As discussed previously, the lower MOSFETs and lower anti-parallel diodes will experience extra voltage stress during the switching transients of lower MOSFETs' turn-off.
The voltage spikes of the lower devices during lower MOSFET's turn-off are summarized in Fig. 24 at different values of gate resistors, load current and . Both voltages will increase with the load current. However, as increases, the maximum voltage of the MOSFET keeps increasing while the maximum voltage of the anti-parallel diode has dropped significantly. At , =10 Ω and = 110 , the lower MOSFET's voltage overshoot increases by 17% when is increased from 10 nH to 1.6 uH. Meanwhile, around 80% reduction of voltage overshoot is observed for the lower anti-parallel diode. In fact, the lower anti-parallel diode's voltage overshoot is small and almost flat over the load current in the case of = 1.6 .
4) Effect of on voltage spikes during upper MOSFET's turn-on
During the upper MOSFET's turn-on transients, the lower MOSFET and lower anti-parallel diode will also experience voltage spikes. To evaluate the voltage spikes variation at different , another group of tests is implemented and the result at , = 10 Ω is demonstrated in Fig. 25 .
Like the case of lower MOSFET's turn-off, the voltage spikes of the lower MOSFET and lower anti-parallel diode are also different because of the effect of . However, an opposite trend of voltage spike variation is observed for the case of upper MOSFET's turn-on. To be specific, as increases, the lower MOSFET's voltage will decrease while the anti-parallel diode's voltage will build up. Considering the turnon condition at , = 10 Ω and = 110 , the induced voltage overshoot on lower MOSFET is reduced by 56% as changes from 10 nH to 1.6 uH. On the other hand, the lower anti-parallel diode's overshoot is increased by 40%. 
V. CONCLUSION AND FUTURE WORK
In this paper, the phenomenon of multiple-frequency ringing in a multiple-chip split-scaled SiC power module is explained from a frequency domain analysis. It is found that a new parasitic parameter, middle-point inductance , can affect the switching transients actively. To verify this analysis, a dedicated module is built with the capability of varying . Extensive switching tests are implemented at different load conditions, and it is found that the turn-on loss will decrease as increases. Meanwhile, the turn-off loss will increase. Detailed loss reduction or increase due to the variation of middle-point inductance is analyzed in this paper.
Furthermore, the experiment results indicate that will stress the active switch and anti-parallel diode differently in terms of voltage spikes. Specifically, considering lower MOSFET's turn-off, the voltage overshoot on the lower MOSFETs will increase by 17% in experiment as goes up. However, the overvoltage on the lower anti-parallel diode will decrease, and more than 80% reduction are observed. For upper MOSFET's turn-on case, an opposite trend is obtained: the peak voltage on lower MOSFET will decrease as increases while the diode's maximum voltage will build up. Therefore, in designing package layout with multiple-chip, the value of middle-point inductance should be controlled to make sure all the devices are operating within the device's maximum voltage rating at different operating conditions.
In terms of future work, the middle-point inductance's effect on voltage spikes at a lower value of power loop inductance will be investigated. Afterwards, a general multi-chip design guideline will be presented.
